

Assignment: Caches

Instructor: Elaheh Sadredini


elaheh@cs.ucr.edu

University of California, Riverside


Grading (total 4 points)

- Question 1: 1 point
 - Part B: 0.4 points, Part C: 0.4 points
- Question 2: 1.2 point
 - Each part 0.4 point
- Question 3: 1.4 point
 - Part A, B, C each 0.4 point, Part D 0.2 point
- Question 4: 0.6 point
 - Each part 0.2 point

Review: What goes into and out from a cache?




What goes into and out from a cache?




What goes into and out from a cache?

Load – **hit in cache**



What goes into and out from a cache?


Load – **miss in cache**



Question 1: Diagram of the Caches

Draw a diagram of the following caches (note: answer for part A is provided. Follow the same structure for part B and C)

- A. Direct-mapped, cache capacity = 64 cache line, cache line size = 8-byte, word size = 4-byte, write strategy: write through




- B. Fully-associative, cache capacity = 256 cache line, cache line size = 16-byte, word size = 4-byte, write strategy: write back
- C. 4-way set-associative, cache capacity = 4096 cache line, cache line size = 64-byte, word size = 4-byte, write strategy: write back



Question 2: How are the bits used for addressing?


- Determine which bits in a 32-bit address are used for selecting the **byte (B)**, selecting the **word (W)**, indexing the **cache (I)**, and the cache **tag (T)**, for each of the following caches:
 - A. Direct-mapped, cache capacity = 64 cache line, cache line size = 8-byte, word size = 4-byte
 - B. Fully-associative, cache capacity = 256 cache line, cache line size = 16-byte, word size = 4-byte
 - C. 4-way set-associative, cache capacity = 4096 cache line, cache line size = 64-byte, word size = 4-byte

Note: cache capacity represents the maximum number of cache blocks (or cache lines) that can fit in the cache



Question 3: How much overhead for the caches?

- Calculate the number of bits used for actual data and overhead (i.e., tag, valid bit, dirty bit) for each of the following caches
- A. Direct-mapped, cache capacity = 64 cache line, cache line size = 8-byte, word size = 4-byte, **write strategy: write through**
- B. Fully-associative, cache capacity = 256 cache line, cache line size = 16-byte, word size = 4-byte, **write strategy: write back**
- C. 4-way set-associative, cache capacity = 4096 cache line, cache line size = 64-byte, word size = 4-byte, **write strategy: write back**
- D. How the cache line size affect the overhead?



Question 4: Average Memory Access Time

Consider the processor (on right) with two-level cache hierarchy. Suppose that **65%** of *benchmark A*'s instructions are accessed from the **L1 cache**, whereas the rest come from the **L2 cache**.

- What is the average access time for memory instructions in the benchmark
- If we change the L1 cache to be 4-way set associative we increase its flexibility and find that 85% of the instructions are now accessed from the L1. What is the average access time for memory instructions in the benchmark now?
- What is the speedup for changing the L1?

